

Home | Login | Logout | Access Information | Alerts |

			Welcome United State:	s Patent and Trader	nark Office		
Search Results		000	BROWSE	SEARCH	IEEE XPLORE G	UIDE	
Your searcl	"((clock and synchroniza h matched 411 of 1344704 h of 100 results are displaye	documents.	•		ler.	[∐e-mail	
» Search O	ptions						
View Session History		Modify Search ((clock and synchronization and circuit and phase) <in>metadata)</in>					
New Search		<u> </u>	Check to search only within this results set				
» Other Resources (Available For Purchase)				n 🤃 Citation & Ab	stract		
Top Book Results		√ view	selected items Sele	ct Ali Deselect Ali	View	: 1-25 <u>26-5</u>	
Monolithic Phase-Locked Loops and Clock Recovery Circuits by Razavi, B.; Paperback, Edition: 1 View All 1 Result(s)			Design self-synchror remote clock feedba Hyun Lee; Han Quang ASIC/SOC Conference 13-16 Sept. 2000 Pag Digital Object Identifie	ck Nguyen; Potter, D.V <u>e, 2000, Proceeding</u> e(s):248 - 252	V.; s. 13th Annual IEEE Int		
» Key IEEE JNL	IEEE Journal or		AbstractPlus Full Tex Rights and Permission		ee onf		
IEE JNL IEEE CNF	Magazine IEE Journal or Magazine	*** *********************************	Novel broad-band bit-synchronization circuit module for optical interconton Onodera, K.; Microwave Theory and Techniques, IEEE Transactions on Volume 52, Issue 2, Feb. 2004 Page(s):475 - 481 Digital Object Identifier 10.1109/TMTT.2003.821921				
EEE STD	Proceeding IEEE Standard		AbstractPlus Referer Rights and Permission		(808 KB) IEEE JNL		
			3. Time borrowing and Taskin, B.; Kourtev, I.: Circuits and Systems, Volume 2, 23-26 May AbstractPlus Full Tex Rights and Permission	S.; <u>-2004, ISCAS '04, Pr</u> -2004 Page(s):II - 61 kt: <u>PDF(</u> 270 KB)	oceedings of the 2004 7-20 Vol.2	•	
			4. Operation of a 1-bit of clock Hosoya, M.; Hioe, W.; Applied Superconduct Volume 5, Issue 2, P Digital Object Identifie AbstractPlus I Full Tex	Takagi, K.; Goto, E. ivity, IEEE Transacti art 3, Jun 1995 Pag r 10.1109/77.403181	; <u>ons.on</u> e(s):2831 - 2834	atch) by 4-pi	

Rights and Permissions

5. A dynamic clock synchronization technique for large systems

Brueske, D.E.; Embabi, S.H.K.; Components, Packaging, and Manufacturing Technology, Part B: Advanced Packaging, Packaging Transactions on [see also Components, Hybrids, and Manufacturing Technolog Transactions on]



emulation + clock synchronization circuit

Search

Advanced Scholar Search Scholar Preferences Scholar Help

Scholar

Results 1 - 10 of about 2,150 for emulation + clock synchronization circuit. (0.08 seconds)

<u>Circuit emulation services over Ethernet—Part 1: Clock</u> <u>synchronization using timestamps - group of 2 »</u>

All articles Recent articles

J Aweya, M Ouellette, DY Montuno, K Felske - International Journal of Network Management, 2004 - doi.wiley.com

... This technique, known as **circuit emulation**, must address issues of network delay, jitter and **clock synchronization** to handle TDM traffic properly. ...

Cited by 3 - Web Search - BL Direct

Pausible clocking-based heterogeneous systems - group of 5 »

KY Yun, AE Dooply - Very Large Scale Integration (VLSI) Systems, IEEE ..., 1999 - ieeexplore.ieee.org ... A. Synchronization Strategy A block diagram of the PCC is ... separation of the sampling edges of the clock and external ... An ME [2], [8] is a circuit that allows ... Cited by 46 - Web Search - BL Direct

Source synchronization and timing Vernier techniques for 1.2 GB/sSLDRAM interface - group of 2 »

Y Morooka, Y Nakase, JM Choi, HJ Shin, DJ Perlman, ... - Solid-State Circuits Conference, 1998. Digest of Technical ..., 1998 - leeexplore.ieee.org

... by the SLDRAM interface chip with source synchronization and timing ... Figure 3 Source synchronized inputloutput scheme (a) Clock distribution and ... I emulation ... Cited by 7 - Web Search - BL Direct

Boundary-scan: beyond production test

RM Sedmark - VLSI Test Symposium, 1994. Proceedings., 12th IEEE, 1994 - leeexplore.leee.org ... Clock synchronization problems between the system clock and TCK ... 2.1.4 Benefits of Boundary-Scan Emulation and Logic Analysis Based The benefits of boundary ... Cited by 9 - Web Search

ATM circuit emulation-a comparison of recent techniques

KM Ahmed, MG Hluchyj - Global Telecommunications Conference, 1991. GLOBECOM'91. ..., 1991 - ieeexplore.ieee.org

Page 1 0370 CH2980-119110000-0370 \$1.00 © 1991 IEEE GLOBECOM '91 ATM Circuit Emulation - A Comparison of Recent Techniques Hassan M. Ahmed Boston University ...

Cited by 6 - Web Search

Virtual in-circuit emulation for timing accurate system prototyping

L Benini, D Bruni, N Drago, F Fummi, M Poncino - ASIC/SOC Conference, 2002. 15th Annual IEEE International, 2002 - ieeexplore.ieee.org

... Figure 2: Virtual In-Circuit Emulation Scheme. ... is showed in Figure 6. Timing synchronization is implemented by ... computes the exact num- ber of clock cycles used ... Cited by 4 - Web Search

A transaction-based unified simulation/emulation architecture for functional verification - group of 9 »

M Kudlugi, S Hassoun, C Selvidge, D Pryor - Design Automation Conference, 2001. Proceedings, 2001 - ieeexplore.ieee.org

... When synchronizing a C simulation with **emulation**, the C ... to forge ahead, performing one or more **clock** cycles worth of work after each **synchronization** point ... Cited by 9 - Web Search

http://scholar.google.com/scholar?q=emulation+%2B+clock+synchronization+circuit&ie=U... 5/2/2006